Limitations of CMOS broadband power amplifiers due to package parasitics have been explored in this paper. The constraints of power amplifier matching network, realized as a third-order Chebyshev filter, have been derived, and a new power amplifier design flow has been proposed. As an example of a proposed design flow, an UWB power amplifier has been designed. Transistor level large signal simulation results are in excellent agreement with theoretical predictions.
Introduction
Broadband CMOS power amplifiers are used in multitude of applications such as ultra-wideband communications, short range high-resolution RADAR systems, software-defined and flexible radios, and many other safety, security, industrial and medical applications. The prerequisite for massive deployment is low cost, implying the use of standard CMOS process, minimum chip area and common packaging technology. However, the package parasitics, specifically the minimum value of bond-wire inductance, impose limitations on achievable bandwidth and output power. Therefore, it is important to know whether the power amplifier specifications are realizable with a given CMOS process and packaging technology.
The fundamental limitations of broadband power amplifier have been reviewed in Section 2. A power amplifier matching network design flow, based on technology and bond-wire quality factors, making it independent of technology and frequency band, is presented in Section 3. Design example of ultra-wideband power amplifier operating in 3-6 GHz band is presented in Section 4. Final remarks and conclusion have been given in Section 5.
Fundamental Limitations of Broadband Power Amplifier
Power amplifier's output power is load dependant, and is maximized for a load impedance [1] :
where opt R is determined by biasing conditions:
and D C is the capacitance seen at transistor drain. The term ( )
in (1) is inductive in nature, and cancels-out the transistor parasitic capacitance, while the opt R term simply represents the optimum load-line resistance. Although inductive in nature, the imaginary part of optimum load impedance has an 1 − ω frequency dependency, so it cannot be realized with an inductor -a more elaborate matching network is needed. It should also be noted that
would result in cancellation of transistor parasitic capacitance at all frequencies, resulting in infinite bandwidth.
Optimum impedance for a unit transistor can be determined by Load-Pull simulation setup, shown in Fig. 1 , where the unit transistor has NF fingers of width finger W . The term "unit transistor" should be interpreted loosely, in the sense that transistor of any size can be considered as unit transistor. For an N times larger transistor, the optimum impedance is N times smaller. Since the maximum output voltage is limited by transistor breakdown, optimum resistance can be scaled by increasing the bias current density per unit width and/or by increasing the transistor width W .
A comprehensive analysis of bias current density scaling and its effect on small-and large-signal parameters can be found in our previous work on the design of 60 GHz power amplifiers [2, 3] . The designed 60 GHz power amplifiers have been fabricated in 0.25 µm SiGe:C HBT technology and measured on-wafer. Measurement results were in excellent agreement with theoretical predictions, validating the optimum impedance design approach given in (1), (2) and in Fig. 1 .
Increasing the transistor width W reduces the optimum resistance
and increases the parasitic capacitance D C W ∼ , but their product remains constant, and is a technology parameter [4] :
To achieve the maximum output power, the matching network should transform the load impedance 0 Z , usually 50 Ω , to optimum impedance given by (1) . Therefore, the problem of achieving the maximum output power reduces to a problem of matching the source of resistance opt R in parallel with capacitance D C to a resistive load 0 Z .
Fundamental limitations of matching the complex to real impedance have been studied by Bode [5] , Fano [6] , Youla [7] and others, while the practical applications have been studied by Levy, Dawson and others [8, 9] . The most important result is the Bode-Fano criterion, which formulates the fundamental limitation of matching a load resistance R with shunt capacitance C :
where ρ is the reflection coefficient at the input of matching network. Criterion (4) states that the area under the curve 1 ln − ρ is bounded, and is valid for arbitrary lossless and reciprocal matching network. Since the matching network is assumed to be lossless and reciprocal, the sum of reflected and transmitted power is equal to the source power. Therefore, for a specified in-band ripple the power amplifier bandwidth is limited by the RC product. Consequently, it is not possible to transform the real load to optimum load impedance (1), i.e. cancel the transistor parasitic capacitance, over an infinite bandwidth by an arbitrary lossless reciprocal network, even if the network order tends to infinity.
Bode-Fano criterion has an important implication regarding the shape of the power transfer function. Maximum bandwidth can be achieved by designing a matching network with a brick-wall band-pass response, where the power is transmitted only in the frequency band of interest and reflected otherwise. This can be easily verified by inspection of (4), because the regions of total reflection, where reflection coefficient 1 ρ = , do not contribute to the area under the curve. Since the brick-wall frequency response is not realizable, the Chebyshev type I filter is commonly used, because it has the steepest roll-off in the class of all-pole filters.
Power Amplifier Output Matching Network Design
The design of band-pass all-pole Chebyshev matching network starts with the generic third order network shown in Fig. 2 . For a specified frequency band
, ω ω and in-band gain ripple ε , the third order band-pass Chebyshev filter element values are given by:
where 0 ω is the center frequency, Δ is the fractional bandwidth and dB R is the in-band ripple expressed in decibels.
For small values of in-band ripple, β can be expanded to generalized Puiseux series, leading to approximation of γ : Optimum resistance opt R is usually smaller than 50 Ω , so it is necessary to perform impedance transformation as well. Impedance transformation can be achieved by using the capacitive Norton transformation, shown in Fig. 3 .
Fig. 3 -Capacitive Norton transformation.
Maximum impedance transformation ratio is limited by the constraint that all element values must be positive:
Larger impedance transformation ratio can be achieved only by adding a physical on-or off-chip transformer.
Applying the capacitive Norton transformation to elements 2 C and 3 C in the filter from Fig. 2 , we get the transformed band-pass filter shown in Fig. 4 . It has a structure of packaged power amplifier with two external elements. Our goal is to design a filter so that the elements marked as "Transistor" in Fig. 4 are equal to optimum resistance and parasitic capacitance:
(16)
Fig. 4 -Transformed band-pass filter.
For a given center frequency 0 ω we can define the technology quality factor T Q and bond-wire quality factor L Q as:
Both quality factors are independent of output power and fractional bandwidth.
Combining (16), (9) and (6) we get:
Expression (21) is very important, since it reveals that for a fixed technology quality factor T Q wider bandwidth must be traded for more in-band ripple. This conclusion is consistent with Bode-Fano criterion (4).
The Norton transformation ratio can be expressed in terms of technology quality factor T Q and fractional bandwidth Δ as:
From (22) it can be seen that wider bandwidth results in lower impedance transformation ratio, and hence lower output power.
More insight into relations between technology and bond-wire quality factors and fractional bandwidth can be obtained by expressing the bond-wire inductance in terms of filter design parameters:
Substituting (7), (9), (18) and (21) into (23) we get:
Setting 2 δ = Δ and solving (24) for δ results in:
The fractional bandwidth Δ must be real, and so must 2 δ = Δ , resulting in the restriction of technology and bond-wire quality factors:
Furthermore, δ must be non-negative for fractional bandwidth to be real. Solving (25) for 0 δ = results in:
Only one solution of (25) can be zero for a given T Q :
Taking partial derivatives of (25) can reveal more restrictions and regions of interest in the T L Q Q − plane:
Maximum value of 1 δ for a given T Q is on the curve where partial derivative with respect to T Q is zero:
Solving (27) and (30) results in values of T Q and L Q for which maximum value of 1 δ is zero:
This point is important, since it gives the largest value of L Q , or equivalently absolute maximum of bond-wire inductance, which can be absorbed by the filter. For example, for a center frequency of 1 GHz the maximum value of bond-wire inductance is approximately 3.7 nH and scales inversely proportional to frequency. This simple rule-of-the-thumb can be used to quickly estimate whether the design is feasible or not.
Examining the remaining three partial derivatives in regions where 1, 2 δ are non-negative and real results in:
Results (25) -(34) provide enough information to draw Fig. 5 , which shows the regions where non-negative and real solutions 1, 2 δ exist in the δ exists for T 2 / 2 Q ≥ , and is bounded by 2 0 δ = (27) and
From a practical point of view, boundary contours in Fig. 5 show that there is a maximum value of bond-wire inductance which can be absorbed into the filter with maximum Norton transformation ratio. Since the length, or equivalently inductance and L Q , of bond-wire is limited by the used package, it cannot be arbitrary small. Consequently there is a maximum value of T Q , which corresponds to minimum practical value of L Q . As we will show, maximum value of T Q , due to physical constraints of bond-wire length, limits the achievable maximum output power. The Norton transformation ratio can be expressed in terms of technology quality factor T Q and bond-wire quality factor L Q by substituting 1,2 δ solutions (25) into (22), resulting in:
Condition for maximum Norton transformation ratio coincides with 0 δ = (27). Maximum Norton transformation ratio is then:
This result can be easily verified by substituting 2 0 Δ = into (22). Therefore, a maximum value of technology quality factor T Q , due to physical constraints of bond-wire length, limits the maximum impedance transformation ratio and hence the output power.
Condition that maximum output power is achieved for zero fractional bandwidth might seem paradoxical, since the amplifier with zero bandwidth is of no use. However, the resolution to this apparent paradox is in the definition of Chebyshev filter fractional bandwidth, which is referred to in-band ripple:
where n T is the Chebyshev polynomial of n th order. This can be seen from (21), which is rewritten again for clarity: Bandwidth for a conventional definition of A dB loss is wider by a factor Ω which can be calculated from (37):
Solving (38) for Ω results in:
where 10 10 1.
Effective fractional bandwidth, defined for A dB loss is then:
, .
A n A ε Δ = ΔΩ ε (41) Substituting (10), (11) and (21) into (41) results in the expression:
ε is the quality factor-independent part of effective fractional bandwidth.
Although the Chebyshev filter fractional bandwidth tends to zero as inband ripple tends to be infinitesimally small: ,0 A + Θ versus bandwidth definitions are given in Table 1 . Finite bandwidth for zero Chebyshev filter fractional bandwidth means that the maximum transformation ratio, given in (36), can be used in power amplifier design. A closer examination of Table 1 and (44) reveals that effective fractional bandwidth can be even larger than one for small values of technology quality factor T Q , enabling the design of broadband amplifiers.
Presented results can be used in the design of broadband power amplifiers in a CAD environment. Contours of constant transformation ratio and effective fractional bandwidth can be very helpful, and provide a quick insight into possible trade-offs.
Constant transformation ratio c n contour can be derived from (35) by
The restriction for technology quality factor T Q comes from requirements that the fractional bandwidth is non-negative and real. Having in mind that maximum L Q is decreasing with T Q , maximum transformation ratio might be limited by the minimum bond-wire length for a given package.
Contours of constant effective fractional bandwidth can be derived by substituting (10), (11) and (21) into (42) and expressing the effective fractional bandwidth in terms of γ : ( ) ( ) 
Ultra-Wideband Power Amplifier Design Example
The application of the results derived in the previous section will be demonstrated on the design of packaged cascode CMOS UWB power amplifier for 3-6 GHz band in 180 nm technology. The desired output 1 dB compression point is set at 15 dBm, with a flatness of 0.1 dB in the whole operating band. The operating band sets the requirement for center frequency of:
and effective 0.1 dB fractional bandwidth of:
As a first step, technology time constant τ has to be determined. Optimum load resistance and parasitic capacitance have been determined from a large signal Load-Pull simulation by using the setup shown in Fig. 1 . The unit transistor was chosen to have a minimum gate length and width of: and technology quality factor at band center frequency is:
Unit transistor output power at 1 dB compression, when loaded with optimum impedance (1) , is also determined from Load-Pull simulation: To achieve the desired output 1 [dB] compression power, the power amplifier transistor should be N times larger than the unit transistor, where the ratio is: The calculated parameters have been used to draw constant effective fractional bandwidth and transformation ratio contours shown in Fig. 6 . The cross-hatched area represents unrealizable solutions, since they require technology quality factor smaller than the quality factor of used technology. Larger technology quality factor can be achieved by adding shunt capacitance at transistor drain node. The red and blue curves bound the area where the fractional bandwidth is larger than minimally required. The red curve is drawn for solution 1 δ while the blue curve is drawn for solution 2 δ . Constant transformation ratio curve, shown in black dashed line, is the locus of points having the specified output 1 dB compression power.
There are three solutions having the specified output power and exactly the specified bandwidth, and infinitely many solutions having the specified power and wider bandwidth. Wider bandwidth can be beneficial, since it provides some margin in case of process variations. From a theoretical point of view, all of possible solutions satisfy the requirements, and are therefore acceptable. However, from a practical point of view, the solution with maximum value of L Q is desirable, because it results in maximum bond-wire inductance, or equivalently maximum bond-wire length. The chosen solution (0.539,0.431), marked with a dot, has maximum L Q and results in effective 0.1 dB fractional bandwidth of approximately one. It is interesting to note that for this particular solution, the Chebyshev filter fractional bandwidth is 0 Δ = , allowing us to demonstrate the concepts shown in (37) -(44).
Matching network elements can now be determined for T 0.539 Q = by calculating limits of (6) -(8) for 0 + Δ → :
Since the technology quality factor T Q is smaller than the chosen quality factor T Q , additional capacitance should be added to transistor drain:
The designed power amplifier schematic is shown in Fig. 7 . The power amplifier has only one integrated inductor, and absorbs the bond-wire inductance in a matching network. So instead of trying to compensate the bond-wire inductance, it is utilized to reduce the number of onchip inductors. Per-unit length inductance for a typical bonding profile is around 1 nH/mm, so a bond-wire inductance of 0.81 nH corresponds to a bond-wire length of 0.8 mm. This bond-wire length is compatible with RF packages, so the designed power amplifier is realizable. The off-chip inductor can be a discrete inductor or a printed PCB inductor. 
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Designed power amplifier output power 1 dB compression point 1 dB P was simulated in Cadence Spectre circuit simulator in a frequency band of 2 to 8 GHz. The simulation results are shown in Fig. 8 . It can be seen that the output power 1 dB compression point 1 dB P is almost constant in the specified frequency band of 3 to 6 GHz, and is within the designed 0.1 dB flatness, except at the lower band edge of 3 GHz. At lower band edge, the 1 dB P variation rises to 0.2 dB. Having in mind that the design flow is developed for an approximate model, and that simulation results are at transistor level, theoretical predictions and simulation results are in excellent agreement.
Conclusion
The limitations of broadband power amplifier due to bond-wire inductance have been examined in detail, and a new design flow has been proposed. By introducing the technology and bond-wire quality factors as design variables, the derived results are universal, and applicable to any technology and frequency band. Restrictions and regions of interest have been identified in the T L Q Q − design space. It has been shown that the minimum bond-wire inductance limits the maximum transformation ratio, and consequently output power, for a third order band-pass Chebyshev matching network. Further improvements are only possible by using a matching network of higher order or a transformer. As a demonstration, a 3-6 GHz ultra-wideband CMOS power amplifier has been designed by using the proposed flow. Transistor-level large signal simulations are in excellent agreement with theoretical predictions.
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